Session #1330 Intel® IPF® Application Development Review

> Steven Speer Intel®

Joel Berman HP





#### Why 64-Bits?

- Performance
- Scalability
- And it isn't very difficult

## Linux is Linux develop once, deploy often.



some workloads run best on IPF



#### some workloads run best on IA32



#### what is the benefit of 64bits?



- A 32-bit processor addresses 2<sup>32</sup> bytes (4GB)
- A 64-bit processor addresses 2<sup>64</sup> bytes (18EB)
  - byte kilobyte megabyte gigabyte terabyte petabyte exabyte zettabyte yottabyte
  - rx2600 24GB
  - rx 5670 48GB
- 64-bit cpu does 64-bit integer math in one go
- More data in memory, more data used per cycle

Scalability! Performance! It's the big fish



#### Intel® Spring Analyst Meeting





#### Intel® Spring Analyst Meeting





ur of a special constraints of an analysis of the second statement of the seco



#### 4-way Itanium outperforms larger non-IPF® Systems



Intel and Itanium are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries. SPE Cint, SPE Cfp, and SPE Cweb®99 is a registered trademark of the Standard Performance Evaluation Corporation (SPE C). SAP is a registered trademarks of SAP AG in

Germany and in several other countries all over the world. Oracle is a registered trademark of Oracle Corporation.

## application performance

The 4-way rx5670 delivers outstanding performance with fewer CPUs than the competition

\*IBM p655 result achieved with 8-way-worth of cache plus hardware accelerator card











#### 4-way Itanium OLTP

top performance with Windows, Linux, and UNIX



#### #1 4-way performance!

HP Server rx5670 with next generation Itanium 2 processors and 64-bit Windows tops all other 4-way and 8-way servers!



IBM withdrew their x440 4-way results

Tpm-C and \$/tpm-C results from April 2003

Intel and Itanium are bademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.

#### When to deploy Linux on Itanium? Some Positioning Guidelines





# Market Opportunities & Committed ISVs



Workloads	Needs	Key ISVs Committed	
High-Performance Technical Computing scientific research life & materials sciences oil & gas government & defense computer-aided engineering	Heavy use of floating-point operations Large data sets 64-bit computing with high memory bandwidth and low latency means faster calculations, more in-depth data analysis, and more vivid, precise modeling and simulation – all for quicker time-to- breakthroughs	Adina, MSC.Software, Accelrys, Earth Decision Sciences, Metacomp Technologies, Mecalog, Platform Computing, Linux NetworX, Scyld, Scali, Cluster File Systems,	
Large Database Applications data warehousing & data mining online analytical processing (OLAP) memory-intensive, mid-level DBs	Load entire databases into memory for faster data access, faster throughput, and faster time-to-discovery	Oracle9 <i>i</i> , Sybase Adaptive Server Enterprise, IBM DB2 and Informix, TeraText Solutions,	
Enterprise Resource Planning (Limited)	Large data sets can be processed in memory for faster response times and support for more users	SAP mySAP	
Application Development organizations porting & migrating their in-house applications ISVs moving to Linux on Itanium	Developers need a complete 64-bit computing and data environment to move to Linux from proprietary 64-bit UNIX environments, while also providing the opportunity to re-architect source code to optimize performance	Many open source development tools, Intel Compiler 7.0, Rational Software, BEA JRockit, Etnus, Pallas, Tibco Software,	
Financial Services financial and economic modeling	Floating-point performance for Monte Carlo simulations means faster time-to-solutions and a competitive edge	Primarily in-house applications	

#### Linux roadmap for Itanium<sup>®</sup> 2 – based systems

Intel® Itanium® 2 Processor Platform Release

• HP Enablement Kit for Linux - installation and configuration tools for HP Itanium2 - based systems



• MSC.Linux - performance tuned distribution for compute clusters running high performance computing workloads

#### **Odebian**

 Debian – available in the open source community for advanced users



- Red Hat Advanced Workstation
- Red Hat Advanced Server





 SuSe – a UnitedLinux-based distribution



Itanium is a trademark or registered trademark of Intel Corporation or its subsidiaries in the United States and other countries.

November 14, 2003

#### **Linux solution workloads**

- where Linux products and solutions are making significant in-roads -



HP WORLD

#### so how do I use 64-bits on Linux?



- Tools?
- what is the 64-bit programming model?
- why should I port?
- how do I prepare my code?
- What tools are available?



#### so you've decided to develop on/for Linux...



#### questions to ask yourself

- what do you need to be concerned with?
- is this Unix fragmentation, again?
- -what kind of tools do I have to choose from?

# Linux complexities for application



- multiple distributions, but just one kernel (www.kernel.org)
- distro = kernel + core dev tools + lots of applications
- different "package managers" (Red Hat and Debian) to build system
- regional distro market leaders
- some ISVs only certify certain distros with their applications
- good news: lots of innovation
- bad news: no single dictator/owner
- .even releases (2.4) = production
- .odd releases (2.5) = development

#### how to avoid Linux fragmentation adhere to Linux Standards Base Litors and ledinology Conference & Expo (LSB)



#### how do you choose between open source and commercial tools?



- try the "free" tools early and often
- look for support for any tool you pick
- go with tools that you're familiar with or have good recommendations
- you'll likely end up with a mix of commercial and open source tools

"free" can be cheaper and better than proprietary, but not always!



#### **Introduction to Eclipse**

R	esource - Eclipse Platform	m	_ 🗆 🗙		
File	Edt Navigate Search Proj	ject <u>R</u> un <u>Window H</u> elp			
E	Image: Second state     Image: Second state       Ima	Image: Provide the symplectic of th			
	trees.jpg				
	An outline is not available.				
		😨 Tasks (2 items) 😵 🔅	‡> <b>→</b> ×		
		C     1     Description     Resource     In Fold       V     Dig up some generic quotes       V     Find suitable images	Jer		
			>		
		Writable Insert 1	:1		

#### http://ptk.progeny.com

#### (over 1200 packages for ia64)







#### the easy part

- Linux and the Linux/GNU tools are identical on 32 and 64
- Oracle, mysql and other common databases are on both
- Java is the same on both, runs better on IA64
- common web tools, apache, perl, php, ssl, python are the same on both
- system management is or will be the same on both
- any IA32 admin or developer will be productive on IA64 immediately.



#### **The Frosting on the Cake**

## Intel® Tools Take Performance Over The Top

## Intel<sup>®</sup> Software Development Tools for the Itanium<sup>®</sup> 2 processor

## Intel® Software College www.intel.com/software/college



Intel, Itanium, and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

\* Other brands and names may be claimed as the property of others.

## Agenda

- Overview of Intel<sup>®</sup> Software Tools
- The sample application explained
- The Intel VTune<sup>™</sup> Performance Analyzer
- Using the Intel C++ Compilers
- Using the Intel Libraries
- Intel Software College
- Summary



\* Other brands and names may be claimed as the property of others

intal

# Three Main Principles of the EPIC Architecture

- "The <u>compiler</u> should play the key role in designing the plan of execution, and the architecture should provide the requisite support for it to do so successfully;
- The Architecture should provide features that assist the <u>compiler</u> in exploiting statistical ILP; and
- The Architecture should provide a mechanisms to communicate the <u>compiler's</u> plan of execution to the hardware"

Schlansker, Michael S. and Rau, B. Ramakrishna from HP Laboratories, "EPIC: Explicitly Parallel Instruction Computing" Computer, February 2000



\* Other brands and names may be claimed as the property of others



## Performance Analysis on Itanium® 2 Processors

- The Itanium® Processor Family supports multiple
   new performance monitoring capabilities
  - Detailed Core Pipeline Cycle Accounting
  - Performance Event Collection Scoping
  - Event Address Register (EAR) events
- Facilitates state-of-the-art performance tuning
  - Improves developer insight into true code performance
  - Heavily utilized to quickly ramp compiler technology

#### Unique Features of the Itanium® Processor Family

\* Other brands and names may be claimed as the property of others

### Follow the Cycle AccountingTree



**Stall Cycles Start the Analysis** 





\* Other brands and names may be claimed as the property of others.



\* Other brands and names may be claimed as the property of others

## Constraining Performance Monitoring Events on IPF

- The Performance Monitoring Events can be constrained to increment by originating
  - Instruction type (opcode matching)
  - Instruction Pointer range (IP matching)
  - Virtual Address Range (Data Address matching)
  - Or any combination of the above Unique Feature of the Itanium® Processor Family





## **Opcode Matching Examples**

- Increment memory hierarchy events (cache misses etc) only for
  - Integer memory ops
  - FP loads/FP stores
  - Prefetch
- Find 1 and 2 byte memory ops
  - Locating poorly aligned memory accesses
- Find reciprocal approximations
  - Estimate FP scoreboard dependency stalls
- Tune Compiler code generation

   Help compiler teams generate better code





## EAR (Event Address Register) Events

- Identify long latency loads
- Record exact IP, Virtual Address and data delivery latency in Hardware

Sampled subset of all loads

- Unambiguously identifying slow data accesses in code
- Powerful tool for developing prefetch strategies in compilers

Unique Feature of the Itanium® Processor Family





#### Overview Intel<sup>®</sup> Software Development Products

#### Intel Compilers

- Intel C++ 7.1 for Windows\* and Linux\*
- Intel Fortran 7.1 for Windows/Linux
- All support Pentium<sup>®</sup> 4 Processor, Itanium<sup>®</sup> Processor, Itanium<sup>®</sup> 2 Processor, Intel Xeon<sup>™</sup> processor
- Supports latest Microsoft .Net\* development environment
- Compatible with gcc

#### Intel Libraries

- Intel Integrated Performance Primitives (Intel IPP), Intel Math Kernel (Intel MKL) support Windows and Linux
- Intel IPP SA, supports WinCE\*
- Intel IPP for Intel XScale™ microarchitecture

- Intel VTune™ Performance Analyzer
  - 7.0, Pentium 4 Processor support, Itanium 2 Processor, Windows and Linux support

#### Intel Threading Tools

- Intel® Thread Checker
- VTune<sup>™</sup> Analyzer Thread Profiler
- Parallel Applications Center, threading lab in Champaign, Illinois
- Intel VTune™ Enterprise Analyzer
  - Performance analysis tool for the MS n-tier infrastructure
  - Gathers information on network traffic
  - Measures system resources

int

## Agenda

- Overview of Intel<sup>®</sup> Software Tools
- The Sample Application Explained
- The Intel VTune<sup>™</sup> performance analyzer
- Using the Intel C++ Compilers
- Using the Intel threading tools
- Using the Intel Libraries
- Intel Software College
- Summary



## The Sample Application

- Modified "C" version of Linpack benchmark
  - Solves a linear system of equations

-Ax=B

- First does LU decomposition on A
  - -dgefa
- Then solves for x
  - -dgesl

 Reports results in millions of floating point operations per second (MFLOPS)



or its subsidiaries in the United States or other countries

## **Sample Application**

## **Disclaimer:**

- Results reported are <u>not</u> meant to be used as an official benchmark report
- Meant to show tool usage <u>not</u> System performance
- The System: 4 Intel® Itanium® 2
   Processors at 1 Ghz





\* Other brands and names may be claimed as the property of others.

Intel, Itanium, and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

The Sample Application **Baseline Performance:** How Does GCC Do? Various options used: -s -static -O3 -fomit-frame-pointer -funrollloops -fexpensive-optimizations fschedule-insns2 -ffast-math

- 76 MFlops GCC 2.96 : -O2
- 77 MFlops GCC 3.2.2 : Max Options

Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, visit http://www.intel.com/performance/resources/limits.htm.



\* Other brands and names may be claimed as the property of others.

intal

35

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

## Agenda

- Overview of Intel<sup>®</sup> Software Tools
- The Sample Application Explained
- The Intel VTune<sup>™</sup> Performance Analyzer
- Using the Intel C++ Compilers
- Using the Intel threading tools
- Using the Intel Libraries
- Intel Software College
- Summary




## Intel® VTune<sup>™</sup> Performance Analyzer 7.0

## • Available now

## Features:

- Supports Pentium<sup>®</sup> 4, Intel<sup>®</sup> Xeon<sup>™</sup> and Itanium<sup>®</sup> 2 processors, and the Mobile Intel Pentium III Processor-M
- Linux\* remote data collectors (32- and 64-bit)
- Multi-threading support and Hyperthreading on processors
- Adds .Net\* and C# support
  - Also supports C/C++, Fortran, Java<sup>2</sup>
     SDK 1.3 & 1.4, Assembler, Visual Basic<sup>\*</sup>



- Identifies performance bottlenecks in source code with <u>low intrusion</u> event and time based technology
  - Interrupt-based sampling using CPU registers





\* Other brands and names may be claimed as the property of others

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporatio or its subsidiaries in the United States or other countries

## VTune<sup>™</sup> Performance Analyzer in The Linux\* Environment

- Collection
  - **Remote collector on Linux**
  - Remote sampling driver compiled into kernel
  - Then start VTServer

# Analysis VTune Performance Analyzer GUI runs in Windows\*







intപ്രം



Corporation or its subsidiaries in the United States or other countries

\* Other brands and names may be claimed as the property of others.

# Agenda

- Overview of Intel<sup>®</sup> Software Tools
- The sample application explained
- The Intel VTune<sup>TM</sup> Periormance Analyzer
- Using the Intel C++ Compilers
  - Switches for lianium<sup>™</sup> processor
  - High level optimizer
  - Inter-procedural optimizations
  - Profile guided optimizations
  - Report creation
  - Sample application performance
  - Auto-parallelization
  - OpenMP
- Using the Intel Libraries
- Intel Software College
- Summary





Intel<sup>•</sup>

# Intel® Compilers 7.0

- Newly Released version!
  - C++ and Fortran
  - IA-32 and Intel® Itanium<sup>™</sup> processor-based systems
  - Windows\* or Linux\*
- Advanced optimization features
  - IA32 specific features such as support for SSE2, Intel® NetBurst<sup>™</sup> microarchitecture, and Automatic Vectorization
  - Itanium specific features like Branch Prediction and Software Pipelining
- Threaded application support (Hyper-Threading Technology)
  - OpenMP\* 2.0 standard support
  - Auto-Parallel feature that automatically generates threaded code for parallel loops

## • Linux Specific:

- Source/Binary compatibility with GNU C
- C++ ABI conformance
- Ability to build the Linux Kernel with minor modifications
- Windows specific:
  - Integrates into MS Visual Studio (6.0 or .NET\*) IDE
  - Support for MSVC.NET\* language features (no support for C# or managed code)
  - Substantial native source and object code compatibility with MSVC++\* 6.0 & .NET





Intel C++ Compile

intel



# **Advance Compiler Optimization**

- HLO High Level Optimizer (-O3)
  - Enables Loop Unrolling & Loop Interchange
     Aggressive SW Pipelining
- IPO Interprocedural Optimizations
  - Inlining across code modules
  - "Whole Program" optimization
    - Pointer Alias Disambiguation





# **Advance Compiler Optimization**

- PGO Profile Guided Optimization
  - Use execution-time feedback to guide opt
  - Helps I-cache, paging, branch-prediction
    - Basic block ordering
    - Better register allocation & function inlining
    - Branching vs. Predication





# Compilers Speedup in Linpack

- Max GCC

  77 Mflops

  Intel Compiler at -O2

  146 Mflops

  Intel<sup>®</sup> compiler switches
  - -414 Mflops



Software college Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

## Compilers

# OpenMP\*

 OpenMP: An API which supports multiplatform shared-memory parallel programming in C/C++ and Fortran on most architectures (OS and CPU)

Very simple example:

#pragma omp parallel for for (i = 0;i < n; i++) { dy[i] = dy[i] + da\*dx[i]; }

Switch: -openmp



## Compilers

# **Parallelization of Linpack**

- Could parallelize daxpy
  - Careful analysis indicates that DAXPY is memory bound not CPU bound
  - No speedup found
- Parallelize at highest level possible
  - Lets you choose the functions that call DAXPY (dgefa and dgesl)
  - Primary loop in dgefa is loop dependant
  - Parallelize the loop which called daxpy



or its subsidiaries in the United States or other countries

# Compilers Speedup in Linpack Intel® compiler switches -414 Mflops OpenMP + Switches: -2,923 Mflops

- Better approach: Find parallel LU decomposition algorithm
- Even Better approach: Get the Intel Parallel Applications Center to parallelize my application
- Best approach: Use Intel Math Kernel Library!





\* Other brands and names may be claimed as the property of others

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

# Agenda

- Overview of Intel<sup>®</sup> Software Tools
- The sample application explained
- The Intel VTune<sup>™</sup> Performance Analyzer
- Using the Intel C++ Compilers
- Using the Intel Libraries
- Intel Software College
- Summary



\* Other brands and names may be claimed as the property of others

intal

Intel, VTune, and the Intel logo are trademarks or registered trademarks of Inte Corporation or its subsidiaries in the United States or other countries

## Intel<sup>®</sup> Performance Libraries

# Intel Math Kernel Library

## Four Basic APIs

 Basic linear algebra system (BLAS) 1, 2, and 3

Basic matrix/vector/scalar operations

## - LAPACK (linear algebra package)

Solvers and eigenvector/eigenvalue solvers

- VML (vector math library)

Transcendentals (sin,abs) on large data sets

– FFT (fast Fourier transform)





or its subsidiaries in the United States or other countries

# Intel<sup>®</sup> Performance Libraries Adding Intel MKL to LinPack Could directly replace with BLAS: - daxpy, idamax, dscal, and ddot. • No direct replacement: – dgefa or dgesl – the main routines! Let's contact Intel support!





or its subsidiaries in the United States or other countries

\* Other brands and names may be claimed as the property of others.

# Intel® Periormance Libraries Intel MKL Support

Intel Premier Support - Microsoft Internet Explorer						
Ele Edit View Favorites Tools Help						
🕁 Back 🔻 🔿 🖉 🙆 🙆 🚱 Search 📷 Favorites 🦪 Media 🥶 🛃 🖓 🖕						
Agdress 🕘 https://premier.intel.com/scripts-quad/issue_detail.asp?iss_id=103637&cboStatus=act&cboProduct=0&cboContact=2694&cboSortOrder=iss&radSortTyp 🔹 🔗 Go 🛛 Links 😕						
Intel® Premier Support	e support home e Intel home intel.					
	Looking for LinPack replacements					
Premier Features	Issue Number:	103637	Status:	Waiting For Customer		
<u>View issues</u>	Product:	Product: Intel(R) Performance Libraries				
Issues Search	Company:	Intel	Customer Owner:	Mohamed Mekias		
Solutions What's New	Customer:	Eric Moore	Problem Owner:	Mohamed Mekias		
Downloads Feedback Home	Intel Contact:	Eric Moore	Product Status:	Released		
QuAD Support Site	Date Submitted:	11/4/01 18:16	Date Answered:	n/a		
User Guide	Question					
Premier Reports	Hi Which libraries in MKL can I use to replace?					
Summary Report	dgefa: A function which computes the LU decomposition of a given matrix.					
Report	dgesl: A function which solves LUx=B					
	Issue Communication					
Your Account	Updated by Intel: 11/5/01 8:47:17 AM					
Change Password Edit Profile Edit Product List	Eric, In LinPack you should replace the dgefa() and dgesl() function by the LAPACK equivalent DGETRF() and DGETRS(). Beware of the parameters of the latter, first they must be passed by reference in C/C++, and they are not the same parameters as dgefa and dgesl. Thanks for using MKL Mohamed M Intel Customer Support					
🖆 You have 39 minutes until your session times out.						



Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

Intel<sup>®</sup> software

college

## Intel<sup>®</sup> Performance Libraries **Replace and Compile** • Replace: t1 = second();#ifdef MKL DGETRF(&lda,&lda,a,&lda,ipvt,&info); #else dgefa(a,lda,n,ipvt,&info); #endif atime[0][0] = second() - t1;t1 = second();#ifdef MKL DGETRS (&trans, &n, &nhrs, a, &lda, ipvt, b, &lda, &info #else dgesl(a,lda,n,ipvt,b,0); #endif atime[1][0] = second() - t1;



# Intel® Performance Libraries New C Linpack Linux\* Performance

# **9,701 Mflops** 125x performance increase

Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, visit http://www.intel.com/performance/resources/limits.htm.





\* Other brands and names may be claimed as the property of others.

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

# Agenda

- Overview of Intel<sup>®</sup> Software Tools
- The sample application explained
- The Intel VTune<sup>TM</sup> Performance Analyzer
- Using the Intel C+++ Compilers
- Using the Intel® threading tools
- Using the Intel Libraries
- Intel Software College
- Summary





Home Computing Business Developer Reseller / Provider

Advanced Search

# Intel® Software College

## CISCO, HEWLETT PACKARD, COMPAQ

"Each of the three courses gave valuable insights on the latest Intel technologies and products. My time and money could not have been used better. We are expecting a twofold performance boost in some of our software products using Intel's tools."

Amit Pabalkar, Software Engineer, California Digital

#### Expert Instructors

- Practicing experts in each field
  Certified on each course
- •Flexible Delivery
  - -Worldwide Training Centers
  - -Onsite delivery and customized courses available
  - -Online courses available anytime anywhere

#### •Courses cover:

- -Tools: Compilers, VTune<sup>™</sup> analyzer 6.0, Libraries, Threading Tools, EFI
- –Platforms: Pentium<sup>™</sup> 4, Intel<sup>®</sup> Xeon<sup>™</sup>, Itanium<sup>®</sup> (and Itanium 2) processors
- -Operating Systems: Windows\*, Linux\*

intel







software developers

Online learning

Intel® Learning Network

Intel® Developer Forum

Intel® Solution Services

# What's New in the College?

**Thread Programming and Hyper-Threading Technology** 

- Develop and improve thread programming skills
- Learn about different threading models and methodologies
- Gain hands-on experience on the most efficient techniques for developing well optimized threaded applications for Hyper-Threading and multi-processors

#### High Performance Computing: Clustering Workshop



- Build hands-on experience in cluster system setup, parallel programming models, and tuning for single-node performance
- Program and optimize for clusters using shared-memory nodes with OpenMP\* and distributed memory / cluster systems with MPI

### Tuning for the Intel® Itanium® 2 Architecture



- Gain a thorough understanding of the Itanium® 2 processor and platform architecture
- Build expertise in 64 bit application development and optimization through lecture and hands-on labs

For the complete course catalog visit http://www.intel.com/software/college



# Agenda

- Overview of Intel<sup>®</sup> Software Tools
- The sample application explained
- The Intel VTune<sup>TM</sup> Performance Analyzer
- Using the Intel C+++ Compilers
- Using the Intel<sup>®</sup> threading tools
- Using the Intel Libraries
- Intel Software College
- Summary





# Summary

- Use Intel<sup>®</sup> Software Development Tools to help maximize performance with less effort
- Consider use of the following tools for Windows & Linux
  - Intel VTune<sup>™</sup> Performance Analyzer
  - Intel C++ & Fortran compilers
  - Intel Threading Tools
  - Intel Performance Libraries
- Intel Software College provides detailed training



#### Reference

# For Further Information: Evals, Training and Support

- Web-based and classroom training <u>www.intel.com/software/college</u>
- Evaluation Versions of Software Tools
   <u>www.intel.com/software/products</u>
- Product & Developer support resources <u>www.intel.com/software/products/support</u> <u>www.intel.com/ids</u>





Intel and the Intel logo are trademarks or registered trademarks of Intel Cor

or its subsidiaries in the United States or other countries

# Backup

# Intel® software/college



\* Other brands and names may be claimed as the property of others.

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

# References

Isom L. Crawford, Kevin R. Wadleigh, "Software Optimization for High Performance Computers", Prentice Hall PTR, 05/2000

Krishnaiyer, Rakesh..., "An Advanced Optimizer for the IA-64 Architecture", IEEE Micro, December 2000
Schlansker, Michael S. and Rau, B. Ramakrishna, "EPIC: Explicitly Parallel Instruction Computing" IEEE Micro, February 2000
Moore, Eric W, "Intel Software Development Tools for Linux" April 2002 - Intel Senior Software Engineer





or its subsidiaries in the United States or other countries

# Intel® Compiler Products

- Intel® C++ for Windows\*
  - Plugs into Microsoft\* Visual Studio\* 6.0 & .NET
  - Object compatible with Visual C++\*
- Intel® C++ for Linux\*
  - Uses Linux\* tool-chain for development
  - Object compatible with gnu C and supports the C++ ABI
  - Support for GNU in assembler on IA-32 processors
- Intel® Fortran for Windows\*
  - Plugs into Microsoft\* Visual Studio\* 6.0 & .NET\*
  - Substantially compatible with Compaq\* Visual Fortran (CVF) with important 'bridge' features for CVF users
- Intel® Fortran for Linux\*
  - Uses Linux\* tool-chain for development, including Intel-sponsored gdb Fortran 95 (http://gdbf95.sourceforge.net/)
  - Substantial compatibility with CVF to support portability









Intel C++ Compil





# Intel® Compilers 7.1 Features

- Support latest Intel processors: Intel® Pentium® 4, Xeon™ and Itanium® 2 processors, including Intel® Pentium® M
  - Pentium processor support: SSE2, Net-Burst Architecture, Hyper-threading, Intel® Centrino<sup>™</sup> mobile technology
  - Itanium® 2 processor support: Takes advantage of software pipelining, improved branch prediction, branch reduction thru predication
- Advanced optimization features of Intel compilers
  - Profile Guided Optimization (PGO), Inter-Procedural Optimization (IPO)
  - Parallelism: Auto-parallelization, vectorization, support for OpenMP\*
  - Data prefetching
  - Processor dispatch on IA-32 processors
- Intel Premier Support: Secure internet connection directly into Intel
  - Support
  - Updates
  - Information







intel

Intel Fertran Comp

# Intel® Compilers 7.1 Features

Supported Linux\* Platforms: 2.4 kernels

- Pentium processor support: glibc 2.2.5, 2.2.93 (includes Red Hat\* 8.0, SuSE 8.0)
- Itanium processor support: glibc 2.2.4, 2.2.5 (includes Red Hat\* Advanced Server 2.1, United\* Linux\* 1.0 / SuSE\* Linux\* Enterprise Server 8.0)
- Supported Windows\* Platforms
  - Pentium processor support: Win2K-32, Win98/SE, WinNT 4.0, Windows\* ME, Windows\* XP, Windows.Net\*Server
  - Itanium® processor support
    - Cross compilers: Win2K-32, Win98/SE, WinNT 4.0, Windows\* ME, Windows\* XP, Windows.Net\*Server, Platform SDK
    - Native compilers: Win2K-64, Windows.Net Server





Intel C++ Compil

Intel Fertran Comp

inte

inte

# VTune<sup>™</sup> Performance Analyzer 7.0

- Allows you to save time in the development cycle by quickly identifying "hot spots" for review
- Identifies performance bottlenecks in Source Code using three modes
  - 1.) Sampling events and time based
  - 2.) Call Graph presents program flow
  - 3.) Counter Monitor monitors process against the CPU
- Supports latest Intel® processors incl. Itanium® 2, Pentium® 4 and Centrino<sup>™</sup> mobile technology
- New Features:
  - Visual Studio\* integration
  - Linux\* remote call graph data collector (32-bit only)
  - Windows\* command line interface for sampling
  - VTune Analyzer Driver Kit for unsupported Linux distributions & kernels
  - Intel® XScale<sup>™</sup> technology support (PXA250 processor using Win CE\*)
  - HT enhancements with comparison view





\*Other names and brands may be claimed as the property of others.





\* Other brands and names may be claimed as the property of others.

# VTune™ Performance Analyzer Process

- Step 1)
  - Binary placement/access
    - Accessibility from both Windows\* and Linux\*
- Step 2)
  - Start VTServer
- Step 3)
  - Launch Windows\* GUI
- Step 4)

intel - Instruct GUI to start sampling application

Intel, VTune, and the Intel logo are trademarks or registered trademarks or

Corporation or its subsidiaries in the United States or other countries

# VTune™ Performance Analyzer Sampling Wizard Step 1

**Remote Host Name** ? X poling Configuration Wizard (Step 1 of 3) Remote name / IP Address: PTOLAB-L64 Choose Linux\*, Remote OS type: Choose Itanium<sup>®</sup> architecture Linux -Application No application to launch Application to launch: /home/ewmoore/linpack/linpack\_pc Working directory: /home/ewmoore/linpack/linpack\_pc **/Path/Binary** Command line arguments: Modify default configuration when done with wizard Run activity when done with wizard Hint: Specify the executable that launches the modules you wish to analyze. For Java applications, specify the CLASS or HTML file to be launched. To collect call graph data, you need to specify an application to launch. Finish Cancel Help Next >





\* Other brands and names may be claimed as the property of others.

# VTune<sup>™</sup> Performance Analyzer **Analyze the Results**



\* Other brands and names may be claimed as the property of others.

Intel, VTune, and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

colleae

## VTune™ Performance Analyzer Source Level View



Intel, VTune, and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

Intel<sup>®</sup>

# VTune™ Performance Analyzer Advanced Sampling

Advanced Activity Configuration	? ×		
General			
Data Collectors: Applica	ation/Module Profiles:	Recommended Ratios	
Set Master         Copy       Remove         Name:       Activity1       Duration:       20         Hint       Add "New" data collectors to customize the data that is c add "New" application/module profiles to define the applir "Configure" a data collector to customize the way in whick	General         Events           Event Groups:         All events           Available Events:         Advanced Load Checks and Check Loads           ALAT Entries Replaced by any Instruction         ALAT Entries Replaced by PI Instruction           ALAT Entries Replaced by Integer Instruction         ALAT Entries Replaced by Integer Instruction           All Branch Predictions made in the first pipeline stage         All Branch Predictions made in the third pipeline stage           All Branch Predictions On Multiway Bundles         All Branch Predictions On Not-Taken Multiway Bundles		
	Selected Events:         Event Name       Sample After         Retired Itanium(TM) Instruc       800000         Clockticks       800000         Image: Calibrate Sample After value       Calibration runs: 1         Hint:       Sampling runs: 1		
Calibration?	Add events from Event Groups or Ratios. Depending on the processo events will be a fored per run. If Calibrate Sample After Value is sel increase. OK Cancel Appl	Features Supported Supports: Sampling, Counter Monitor	

70

\* Other brands and names may be claimed as the property of others.

in

Intel, VTune, and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

Intel<sup>®</sup>

college

# Compilers High-Level Optimizer

- Overview
  - Loop level optimizations
  - Converts source code algorithm to use more optimal memory access pattern
- How
  - Linux\*: -O3
- Loops must meet certain criteria...
   Iteration independence
   Memory disambiguation
   High loop count







Compilers **High Level Optimizer** for (j=1; j<1000; j++) { y(j) = y(j) + a\*x(j)} turns into: for (j=1; j<1000; j+=2) { y(j) = y(j) + a\*x(j)y(j+1) = y(j+1) + a\*x(j+1)} Now it can use Idfp instead of Idf Unroll again based on number of memory int\_ports



Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries
#### Compilers

# Inter-Procedural Optimizations (IPO)

- -ip: Enables interprocedural optimizations for single file compilation
- -ipo: Enables interprocedural optimizations across files





or its subsidiaries in the United States or other countries

\* Other brands and names may be claimed as the property of others.

### Compilers IPO Usage: 2 Step Process





\* Other brands and names may be claimed as the property of others.

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

Intel

#### Compilers

## **Profile-Guided Optimizations** (PGO)

- Use execution-time feedback to guide opt
- Helps I-cache, paging, branch-prediction
- Enabled optimizations:
  - Basic block ordering
  - Better register allocation
  - Better decision of functions to inline
  - Function ordering

Switch-statement optimization





or its subsidiaries in the United States or other countries

### Compilers PGO Usage: Three Step Process Step 1



int<sub>el</sub>

\* Other brands and names may be claimed as the property of others

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

Intel<sup>®</sup>

## Compilers Creating the Reports

- Which loops optimized?
- Which criteria did my loop not meet...
- OpenMP\*, SWP and HLO
- How
  - Linux\*: -opt\_report -openmp\_report





or its subsidiaries in the United States or other countries

# Compilers Software Pipelining Report

Swp report for loop at line 43 in daxpy in file daxpy.c

According to the estimate of the Modulo Scheduler, the acyclic global scheduler can achieve a better schedule than software pipelining. Perhaps this loop has too many IF statements, or it has a loop-carried memory dependence => loop not pipelined

Following are the loop-carried memory dependence edges: Store at line 43 --> Load at line 43



\* Other brands and names may be claimed as the property of others.

## Compilers Pointer Disambiguation

- Pointer disambiguation
- -fno-alias
  - Assume no aliasing on all pointers
- -restrict

 Use the "restrict" keyword on any pointer that is not aliased





or its subsidiaries in the United States or other countries

\* Other brands and names may be claimed as the property of others.

## Compilers Auto-Parallelization

- Automatically converts <u>loops</u> to use multiple processors
- Enabled through

   Linux\*: -parallel
- Loops must meet certain criteria...
  - Iteration independence
  - Memory disambiguation
  - High loop count





#### Compilers

## dgefa with OpenMP\* Directives

```
#pragma omp parallel omp for private(t)
for (j = kp1; j < n; j++) {</pre>
  t = a[lda*j+1];
  if (l != k) {
     a[lda*j+l] = a[lda*j+k];
     a[lda*j+k] = t;
  }
  daxpy(n-(k+1), t, &a[lda*k+k+1], 1,
     &a[lda*j+k+1],1);
}
```



## Intel Integrated Performance Primitives (Intel IPP)

- A library of signal, image, graphic, multimedia and numeric processing functions
- One API across Intel architectures
- Highly-optimized, processor-specific code



Optimized for application performance on Intel Pentium® 4, Intel® Pentium M processor component of Intel® Centrino<sup>™</sup> mobile technology, Xeon<sup>™</sup> and Intel® Itanium <sup>™</sup> 2 processors, plus Intel® Personal Internet Client Architecture (Intel PCA) applications processors based on Intel® XScale<sup>™</sup> technology.

#### **Benefits**

- Pre-built library functions enable developers to focus on building value-add functionality, speeding application time to market, saves development costs
- Apps use single API no hand-coding for processor functions
- Provides optimized performance across Intel® processors

Intel Performance Libraries:

Write once, realize the performance of your SW over many processor generations

\* Other brands and names may be claimed as the property of others

## Intel® Math Kernel Library Version 6.0

 A library of numerical processing functions highly optimized for math, scientific, engineering and financial applications



- Pre-built library functions enable developers to focus on building value-add functionality, speeding application time to market, saves development costs
  - Linear Algebra: LAPACK plus BLAS (Levels 1, 2, 3)
  - Discrete Fourier Transforms (DFT)
  - Vector Statistical Library functions (VSL)
  - Vector transcendental math functions (VML)

#### New Functionality:

- New Discrete Fourier Transforms (DFTs) commonly used in digital signal processing and image processing simulation and modeling
  - Extended multidimensional transforms beyond 1D & 2D  $\rightarrow$  up to 7D
  - Mixed radix support (not just radix-2)
  - Multiple 1D FFTs on single call
- New Vector Statistical Library (VSL), random number generators for accelerating Monte Carlo simulations such as used in physics, chemistry, medical simulations as well as financial analysis software



## Intel® Math Kernel Library Version 6.0 (Continued)

- Provides optimized performance across Intel® processors
  - Intel® Pentium® 4, Intel® Pentium M processor component of Intel® Centrino<sup>™</sup> mobile technology, Intel® Xeon<sup>™</sup> and Itanium®2 processors
  - Version 6.0 improvement cases include:
    - BLAS dgemm small matrix 10X improvement
    - BLAS dgemm large matrix ~15% improvement
  - New dispatching static libraries offer run-time selection of processor for best performance
  - Multi-threading support using OpenMP\*, Thread safe library
- Available for Microsoft\* Windows & Linux operating systems

#### **Intel Performance Libraries:**

Write once, realize the performance of your SW over many processor generations

softwa



\* Other brands and names may be claimed as the property of others

Compilers

## InterProcedural Optimizer

One example of optimization!!!!

 254.gap, integer.c, (from SPEC CPU2000)

for((k=SIZE(hdR)/4\*sizeof(TypDigit));
 k != 0; --k) {

c = L \* \*r++ + (c>>16); \*p++ = c; c = L \* \*r++ + (c>>16); \*p++ = c; c = L \* \*r++ + (c>>16); \*p++ = c;

c = L \* \*r++ + (c>>16); \*p++ = c;

• **r** passed in as formal parameter

• p is dynamically allocated

Are \*r and \*p independent? Should we disambiguate?

Intel<sup>•</sup>

intal

}

Compilers InterProc Memory disambig	edural Optin	mizer ation
<ul> <li>r and p are</li> </ul>	probably indep	endent
ld r1 = *r mul r3 = L * r1	Advanced load ld.a r21 = *r	Loads/checks have cost.
shift $r4 = (c \gg 16)$ add $c = r3 + r4$ st *p = c	Check for earlier writes to same location.	<b>ld.a r31 = *r</b> mul r33 = L * r31
	<pre>shift r24 = (c&gt;&gt;16) chk.a r21,L3 add c = r23 + r24 st *p = c</pre>	<pre>shift r34 = (c&gt;&gt;16) chk.a r31,L4 add c = r33 + r34</pre>
ntel	86	st *p = c Intel* software college

\* Other brands and names may be claimed as the property of others.

Н

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries Compilers Profile Guided Optimizer Affects many compiler optimizations – Predication

- Speculation
- Cache utilization
- Loop (pipeline versus unroll versus none)
- Classical (block order, inline, reg alloc)
- Function splitting





## Compilers Predication



#### Do we predicate?





\* Other brands and names may be claimed as the property of others.

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

Intel<sup>®</sup>

software

college



#### Do we predicate?

**Bad Move! Main path** length increases from 2 to 10.



\* Other brands and names may be claimed as the property of others.

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries



#### **Do we predicate?**

Not as clear. **Main path** length increased **but mispredicts** reduced.



\* Other brands and names may be claimed as the property of others.

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries



#### **Do we predicate?**

Good move. Left side will slide in for free.

or its subsidiaries in the United States or other countries



\* Other brands and names may be claimed as the property of others.

# Compilers Predication



WithRuteprofile WewRh<sup>it</sup>eprodicate.

Not any worse than traditional architectures.

Forfeit chance to improve performance.



\* Other brands and names may be claimed as the property of others.

intപ്രം

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

```
Intel<sup>®</sup> Threading Tools
dgefa with OpenMP* Directives
#pragma omp parallel for private(t)
for (j = kp1; j < n; j++) {</pre>
  t = a[lda*j+1];
  if (l != k) {
     a[lda*j+1] = a[lda*j+k];
     a[lda*j+k] = t;
  }
  daxpy(n-(k+1), t, &a[lda*k+k+1], 1,
     &a[lda*j+k+1],1);
}
```



\* Other brands and names may be claimed as the property of others

#### Intel<sup>®</sup> Threading Tools **Optimizing Parallel Loop** #pragma omp parallel for private(t) if (n-kp1 > 40) for (j = kp1; j < n; j++) { t = a[lda\*j+1];if (1 != k) { a[lda\*j+1] = a[lda\*j+k];a[lda\*j+k] = t;} daxpy(n-(k+1),t,&a[lda\*k+k+1],1,&a[lda\*j+k+1],1); }





### invent