# Intel<sup>®</sup> Software Development Tools for the Itanium<sup>®</sup> 2 processor

### Intel® Software College www.intel.com/software/college



\* Other brands and names may be claimed as the property of others.

Copyright © 2003 Intel Corporation. All rights reserved.

Intel, Itanium, and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

## Agenda

- Overview of Intel<sup>®</sup> Software Tools
- The sample application explained
- The Intel VTune<sup>™</sup> Performance Analyzer
- Using the Intel C++ Compilers
- Using the Intel Libraries
- Intel Software College
- Summary





\* Other brands and names may be claimed as the property of others

2

Intel, VTune, and the Intel logo are trademarks or registered trademarks of Internation or its subsidiaries in the United States or other countries

# Three Main Principles of the EPIC Architecture

- "The <u>compiler</u> should play the key role in designing the plan of execution, and the architecture should provide the requisite support for it to do so successfully;
- The Architecture should provide features that assist the <u>compiler</u> in exploiting statistical ILP; and
- The Architecture should provide a mechanisms to communicate the <u>compiler's</u> plan of execution to the hardware"

Schlansker, Michael S. and Rau, B. Ramakrishna from HP Laboratories, "EPIC: Explicitly Parallel Instruction Computing" Computer, February 2000





\* Other brands and names may be claimed as the property of others

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

## Performance Analysis on Itanium® 2 Processors

- The Itanium® Processor Family supports multiple
   new performance monitoring capabilities
  - Detailed Core Pipeline Cycle Accounting
  - Performance Event Collection Scoping
  - Event Address Register (EAR) events
- Facilitates state-of-the-art performance tuning
  - Improves developer insight into true code performance
  - Heavily utilized to quickly ramp compiler technology

### Unique Features of the Itanium® Processor Family

inta

### Follow the Cycle AccountingTree




### **Stall Cycles Start the Analysis**



Intel<sup>•</sup> software college

\* Other brands and names may be claimed as the property of others.



Copyright © 2003 Intel Corporation. All rights reserved

# Constraining Performance Monitoring Events on IPF

- The Performance Monitoring Events can be constrained to increment by originating
  - Instruction type (opcode matching)
  - Instruction Pointer range (IP matching)
  - Virtual Address Range (Data Address matching)
  - Or any combination of the above
    - default is no constraint or collect all events

### Unique Feature of the Itanium® Processor Family



# **Opcode Matching Examples**

- Increment memory hierarchy events (cache misses etc) only for
  - Integer memory ops
  - FP loads/FP stores
  - Prefetch
- Find 1 and 2 byte memory ops
  - Locating poorly aligned memory accesses
- Find reciprocal approximations
  - Estimate FP scoreboard dependency stalls
- Tune Compiler code generation

   Help compiler teams generate better code



# EAR (Event Address Register) Events

- Identify long latency loads
- Record exact IP, Virtual Address and data delivery latency in Hardware
  - Sampled subset of all loads
- Unambiguously identifying slow data accesses in code
- Powerful tool for developing prefetch strategies in compilers

Unique Feature of the Itanium® Processor Family



\* Other brands and names may be claimed as the property of others.

#### **Overview**

### Intel<sup>®</sup> Software Development Products

#### Intel Compilers

- Intel C++ 7.1 for Windows\* and Linux\*
- Intel Fortran 7.1 for Windows/Linux
- All support Pentium<sup>®</sup> 4 Processor, Itanium<sup>®</sup> Processor, Itanium<sup>®</sup> 2 Processor, Intel Xeon<sup>™</sup> processor
- Supports latest Microsoft .Net\* development environment
- Compatible with gcc

#### Intel Libraries

- Intel Integrated Performance Primitives (Intel IPP), Intel Math Kernel (Intel MKL) support Windows and Linux
- Intel IPP SA, supports WinCE\*
- Intel IPP for Intel XScale™ microarchitecture

- Intel VTune™ Performance Analyzer
  - 7.0, Pentium 4 Processor support, Itanium 2 Processor, Windows and Linux support
- Intel Threading Tools
  - Intel® Thread Checker
  - VTune<sup>™</sup> Analyzer Thread Profiler
  - Parallel Applications Center, threading lab in Champaign, Illinois
- Intel VTune™ Enterprise Analyzer
  - Performance analysis tool for the MS n-tier infrastructure
  - Gathers information on network traffic
  - Measures system resources



\* Other brands and names may be claimed as the property of others.

int

10

Intel, Itanium, VTune, Intel XScale, Intel Xeon, and the Intel logo are trademarks or register trademarks of Intel Corporation or its subsidiaries in the United States or other countries

## Agenda

- Overview of Intel<sup>®</sup> Software Tools
- The Sample Application Explained
- The Intel VTune<sup>™</sup> performance analyzer
- Using the Intel C++ Compilers
- Using the Intel threading tools
- Using the Intel Libraries
- Intel Software College
- Summary





\* Other brands and names may be claimed as the property of others

Intel, VTune, and the Intel logo are trademarks or registered trademarks of Inte Corporation or its subsidiaries in the United States or other countries

# The Sample Application

- Modified "C" version of Linpack benchmark
  - Solves a linear system of equations

-Ax=B

- First does LU decomposition on A
  - -dgefa
- Then solves for x
  - -dgesl

 Reports results in millions of floating point operations per second (MFLOPS)





12

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

# **Sample Application**

### **Disclaimer:**

- Results reported are <u>not</u> meant to be used as an official benchmark report
- Meant to show tool usage <u>not</u> System performance
- The System: 4 Intel® Itanium® 2
   Processors at 1 Ghz





\* Other brands and names may be claimed as the property of others

13

Intel, Itanium, and the Intel logo are trademarks or registered trademarks of Int Corporation or its subsidiaries in the United States or other countries **The Sample Application** 

Baseline Performance:
How Does GCC Do?
Various options used:

s -static -O3 -fomit-frame-pointer -funroll-loops -fexpensive-optimizations - fschedule-insns2 –ffast-math

- 76 MFlops GCC 2.96 : -O2
- 77 MFlops GCC 3.2.2 : Max Options

Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, visit <u>http://www.intel.com/performance/resources/limits.htm</u>.



\* Other brands and names may be claimed as the property of others

int

Copyright © 2003 Intel Corporation. All rights reserved

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

# Agenda

- Overview of Intel<sup>®</sup> Software Tools
- The Sample Application Explained
- The Intel VTune<sup>™</sup> Performance Analyzer
- Using the Intel C++ Compilers
- Using the Intel threading tools
- Using the Intel Libraries
- Intel Software College
- Summary






### Intel® VTune<sup>™</sup> Performance Analyzer 7.0

### • Available now

#### Features:

- Supports Pentium<sup>®</sup> 4, Intel<sup>®</sup> Xeon<sup>™</sup> and Itanium<sup>®</sup> 2 processors, and the Mobile Intel Pentium III Processor-M
- Linux\* remote data collectors (32- and 64-bit)
- Multi-threading support and Hyperthreading on processors
- Adds .Net\* and C# support
  - Also supports C/C++, Fortran, Java<sup>2</sup>
     SDK 1.3 & 1.4, Assembler, Visual Basic<sup>\*</sup>



- Identifies performance bottlenecks in source code with <u>low intrusion</u> event and time based technology
  - Interrupt-based sampling using CPU registers





\* Other brands and names may be claimed as the property of others

16

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

### VTune<sup>™</sup> Performance Analyzer in The Linux\* Environment

- Collection
  - **Remote collector on Linux**
  - Remote sampling driver compiled into kernel
  - Then start VTServer

### Analysis VTune Performance Analyzer GUI runs in Windows\*






\* Other brands and names may be claimed as the property of others

Copyright © 2003 Intel Corporation. All rights reserved

17

Intel, VTune, and the Intel logo are trademarks or registered trademarks of Int Corporation or its subsidiaries in the United States or other countries





\* Other brands and names may be claimed as the property of others.

Copyright © 2003 Intel Corporation. All rights reserved

18

Intel, VTune, and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

# Agenda

- Overview of Intel<sup>®</sup> Software Tools
- The sample application explained
- The Intel VTune<sup>TM</sup> Periormance Analyzer
- Using the Intel C++ Compilers
  - Switches for lianium<sup>™</sup> processor
  - High level optimizer
  - Inter-procedural optimizations
  - Profile guided optimizations
  - Report creation
  - Sample application performance
  - Auto-parallelization
  - OpenMP
- Using the Intel Libraries
- Intel Software College
- Summary





Intel<sup>•</sup>

\* Other brands and names may be claimed as the property of others

# Intel® Compilers 7.0

- Newly Released version!
  - C++ and Fortran
  - IA-32 and Intel® Itanium<sup>™</sup> processor-based systems
  - Windows\* or Linux\*
- Advanced optimization features
  - IA32 specific features such as support for SSE2, Intel® NetBurst<sup>™</sup> microarchitecture, and Automatic Vectorization
  - Itanium specific features like Branch Prediction and Software Pipelining
- Threaded application support (Hyper-Threading Technology)
  - OpenMP\* 2.0 standard support
  - Auto-Parallel feature that automatically generates threaded code for parallel loops

### • Linux Specific:

- Source/Binary compatibility with GNU C
- C++ ABI conformance
- Ability to build the Linux Kernel with minor modifications
- Windows specific:

\* Other brands and names may be claimed as the property of others

- Integrates into MS Visual Studio (6.0 or .NET\*) IDE
- Support for MSVC.NET\* language features (no support for C# or managed code)
- Substantial native source and object code compatibility with MSVC++\* 6.0 & .NET





Intel and the Intel logo are trademarks or registered trademarks of Intel Corporatio or its subsidiaries in the United States or other countries



Intel C++ Compile

intel

### **Advance Compiler Optimization**

- HLO High Level Optimizer (-O3)
  - Enables Loop Unrolling & Loop Interchange
     Aggressive SW Pipelining
- IPO Interprocedural Optimizations
  - Inlining across code modules
  - "Whole Program" optimization
    - Pointer Alias Disambiguation





### **Advance Compiler Optimization**

- PGO Profile Guided Optimization
  - Use execution-time feedback to guide opt
  - Helps I-cache, paging, branch-prediction
    - Basic block ordering
    - Better register allocation & function inlining
    - Branching vs. Predication





\* Other brands and names may be claimed as the property of others.

2.2

# Compilers Speedup in Linpack

Max GCC

77 Mflops

Intel Compiler at -O2

146 Mflops

Intel<sup>®</sup> compiler switches

-414 Mflops





\* Other brands and names may be claimed as the property of others.

23

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries Compilers

# OpenMP\*

 OpenMP: An API which supports multiplatform shared-memory parallel programming in C/C++ and Fortran on most architectures (OS and CPU)

Very simple example:

#pragma omp parallel for for (i = 0;i < n; i++) { dy[i] = dy[i] + da\*dx[i]; }

Switch: -openmp



\* Other brands and names may be claimed as the property of others.

intal

24

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries Compilers

# **Parallelization of Linpack**

- Could parallelize daxpy
  - Careful analysis indicates that DAXPY is memory bound not CPU bound
  - No speedup found
- Parallelize at highest level possible
  - Lets you choose the functions that call DAXPY (dgefa and dgesl)
  - Primary loop in dgefa is loop dependant
  - Parallelize the loop which called daxpy





or its subsidiaries in the United States or other countries

\* Other brands and names may be claimed as the property of others

#### Compilers

# Speedup in Linpack

- Intel<sup>®</sup> compiler switches <u>–414 Mflops</u>
- OpenMP + Switches: -2,923 Mflops
- Better approach: Find parallel LU decomposition algorithm
- Even Better approach: Get the Intel Parallel Applications Center to parallelize my application
- Best approach: Use Intel Math Kernel Library!



or its subsidiaries in the United States or other countries

# Agenda

- Overview of Intel<sup>®</sup> Software Tools
- The sample application explained
- The Intel VTune<sup>TM</sup> Performance Analyzer
- Using the Intel C++ Compilers
- Using the Intel Libraries
- Intel Software College
- Summary





\* Other brands and names may be claimed as the property of others

27

Intel, VTune, and the Intel logo are trademarks or registered trademarks of Int Corporation or its subsidiaries in the United States or other countries

#### Intel<sup>®</sup> Performance Libraries

# Intel Math Kernel Library

### Four Basic APIs

 Basic linear algebra system (BLAS) 1, 2, and 3

Basic matrix/vector/scalar operations

### - LAPACK (linear algebra package)

- Solvers and eigenvector/eigenvalue solvers
- VML (vector math library)

Transcendentals (sin,abs) on large data sets

– FFT (fast Fourier transform)





or its subsidiaries in the United States or other countries

### Intel<sup>®</sup> Performance Libraries

# **Adding Intel MKL to LinPack**

- Could directly replace with BLAS: – daxpy, idamax, dscal, and ddot.
- No direct replacement:
   dgefa or dgesl the main routines!
- Let's contact Intel support!





\* Other brands and names may be claimed as the property of others.

29

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

# Intel® Performance Libraries

Intel Premier Support - Mic					
e <u>E</u> dit <u>V</u> iew F <u>a</u> vorites					
	🛛 🥘 Search 🛛 😹 Favorites 🧐 Me				
ress 🕘 https://premier.intel.c	:om/scripts-quad/issue_detail.asp?iss_ic	d=103637&cboStatus=act&cboProduct=0&cboContac	t=2694&cboSortOrder=iss&radSort	Typ 🕶 🤗 Go Link	
ntel® romier support	• support home	Intel home	int <sub>e</sub> l.		
		Looking for LinPack repl	acements		
remier eatures	Issue Number:	103637	Status:	Waiting For Customer	
<u>liew Issues</u> Justomer	Product:	Product: Intel(R) Performance Libraries			
sues earch	Company:	Intel	Customer Owner:	Mohamed Mekias	
Solutions What's New	Customer:	Eric Moore	Problem Owner:	Mohamed Mekias	
Downloads Feedback Iome	Intel Contact:	Eric Moore	Product Status:	Released	
RUAD Support Site	Date Submitted	: 11/4/01 18:16	Date Answered:	n/a	
ser Guide		Question			
remier eports	Hi Which libraries	in MKL can I use to replace?			
eport	dgefa: A functio matrix.	n which computes the LU deco	mposition of a giv	ren	
activity Report	dgesl: A functio	n which solves LUx=B			
	Issue Communication				
our Account		Updated by Intel: 11/5/01 8:47:17 AM			
hange assword dit Profile dit Product ist	LAPACK equivalen the latter, firs are not the same Mohamed M	In LinPack you should replace the dgefa() and dgesl() function by the LAPACK equivalent DGETRF() and DGETRS(). Beware of the parameters of the latter, first they must be passed by reference in C/C++, and they are not the same parameters as dgefa and dgesl. Thanks for using MKL			



\* Other brands and names may be claimed as the property of others.

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

Intel<sup>®</sup>

software

college

### Intel<sup>®</sup> Performance Libraries **Replace and Compile** Replace: t1 = second();#ifdef MKL DGETRF(&lda,&lda,a,&lda,ipvt,&info); #else dgefa(a,lda,n,ipvt,&info); #endif atime[0][0] = second() - t1;t1 = second();#ifdef MKL DGETRS (&trans, &n, &nhrs, a, &lda, ipvt, b, &lda, &info #else dgesl(a,lda,n,ipvt,b,0); #endif atime[1][0] = second() - t1;



### Intel® Performance Libraries New C Linpack Linux\* Performance

# **9,701 Mflops** 125x performance increase

Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance/resources/limits.htm.



32

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

Intel

\* Other brands and names may be claimed as the property of others.

Copyright © 2003 Intel Corporation. All rights reserved.

# Agenda

- Overview of Intel<sup>®</sup> Software Tools
- The sample application explained
- The Intel VTune<sup>TM</sup> Performance Analyzer
- Using the Intel C+++ Compilers
- Using the Intel® threading tools
- Using the Intel Libraries
- Intel Software College
- Summary





\* Other brands and names may be claimed as the property of others

🔮 Home Computing 🗳 Business 🔮 Developer 🔮 Reseller / Provider

Advanced Search

# Intel® Software College

#### CISCO, HEWLETT PACKARD, COMPAQ

"Each of the three courses gave valuable insights on the latest Intel technologies and products. My time and money could not have been used better. We are expecting a twofold performance boost in some of our software products using Intel's tools."

Amit Pabalkar, Software Engineer, California Digital

#### Expert Instructors


- Practicing experts in each field
  Certified on each course
- •Flexible Delivery
  - -Worldwide Training Centers
  - -Onsite delivery and customized courses available
  - -Online courses available anytime anywhere

#### Courses cover:

- -Tools: Compilers, VTune<sup>™</sup> analyzer 6.0, Libraries, Threading Tools, EFI
- –Platforms: Pentium<sup>™</sup> 4, Intel<sup>®</sup> Xeon<sup>™</sup>, Itanium<sup>®</sup> (and Itanium 2) processors
- -Operating Systems: Windows\*, Linux\*

intel





Intel Software college Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation

or its subsidiaries in the United States or other countries

# What's New in the College?

**Thread Programming and Hyper-Threading Technology** 

- Develop and improve thread programming skills
- Learn about different threading models and methodologies
- Gain hands-on experience on the most efficient techniques for developing well optimized threaded applications for Hyper-Threading and multi-processors

#### High Performance Computing: Clustering Workshop



- Build hands-on experience in cluster system setup, parallel programming models, and tuning for single-node performance
- Program and optimize for clusters using shared-memory nodes with OpenMP\* and distributed memory / cluster systems with MPI

#### Tuning for the Intel® Itanium® 2 Architecture



- Gain a thorough understanding of the Itanium® 2 processor and platform architecture
- Build expertise in 64 bit application development and optimization through lecture and hands-on labs

For the complete course catalog visit http://www.intel.com/software/college



Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

# Agenda

- Overview of Intel<sup>®</sup> Software Tools
- The sample application explained
- The Intel VTune<sup>TM</sup> Performance Analyzer
- Using the Intel C+++ Compilers
- Using the Intel<sup>®</sup> threading tools
- Using the Intel Libraries
- Intel Software College
- Summary





\* Other brands and names may be claimed as the property of others.

36

Intel, VTune, and the Intel logo are trademarks or registered trademarks of Int Corporation or its subsidiaries in the United States or other countries

## Summary

- Use Intel<sup>®</sup> Software Development Tools to help maximize performance with less effort
- Consider use of the following tools for Windows & Linux
  - Intel VTune<sup>™</sup> Performance Analyzer
  - Intel C++ & Fortran compilers
  - Intel Threading Tools
  - Intel Performance Libraries
- Intel Software College provides detailed training





Corporation or its subsidiaries in the United States or other countries

37

#### Reference

## For Further Information: Evals, Training and Support

- Web-based and classroom training <u>www.intel.com/software/college</u>
- Evaluation Versions of Software Tools
   <u>www.intel.com/software/products</u>
- Product & Developer support resources <u>www.intel.com/software/products/support</u> <u>www.intel.com/ids</u>





or its subsidiaries in the United States or other countries

\* Other brands and names may be claimed as the property of others

38

## Backup

# Intel® software/college www.intel.com/software/college



\* Other brands and names may be claimed as the property of others.

Copyright © 2003 Intel Corporation. All rights reserved.

## References

Isom L. Crawford, Kevin R. Wadleigh, "Software Optimization for High Performance Computers", Prentice Hall PTR, 05/2000

Krishnaiyer, Rakesh..., "An Advanced Optimizer for the IA-64 Architecture", IEEE Micro, December 2000
Schlansker, Michael S. and Rau, B. Ramakrishna, "EPIC: Explicitly Parallel Instruction Computing" IEEE Micro, February 2000
Moore, Eric W, "Intel Software Development Tools for Linux" April 2002 - Intel Senior Software Engineer





\* Other brands and names may be claimed as the property of others

Copyright © 2003 Intel Corporation. All rights reserved

40

# Intel® Compiler Products

- Intel® C++ for Windows\*
  - Plugs into Microsoft\* Visual Studio\* 6.0 & .NET
  - Object compatible with Visual C++\*
- Intel® C++ for Linux\*
  - Uses Linux\* tool-chain for development
  - Object compatible with gnu C and supports the C++ ABI
  - Support for GNU in assembler on IA-32 processors
- Intel® Fortran for Windows\*
  - Plugs into Microsoft\* Visual Studio\* 6.0 & .NET\*
  - Substantially compatible with Compaq\* Visual Fortran (CVF) with important 'bridge' features for CVF users
- Intel® Fortran for Linux\*
  - Uses Linux\* tool-chain for development, including Intel-sponsored gdb Fortran 95 (http://gdbf95.sourceforge.net/)
  - Substantial compatibility with CVF to support portability





\*Other names and brands may be claimed as the property of others.









## Intel® Compilers 7.1 Features

- Support latest Intel processors: Intel® Pentium® 4, Xeon™ and Itanium® 2 processors, including Intel® Pentium® M
  - Pentium processor support: SSE2, Net-Burst Architecture, Hyper-threading, Intel® Centrino<sup>™</sup> mobile technology
  - Itanium® 2 processor support: Takes advantage of software pipelining, improved branch prediction, branch reduction thru predication
- Advanced optimization features of Intel compilers
  - Profile Guided Optimization (PGO), Inter-Procedural Optimization (IPO)
  - Parallelism: Auto-parallelization, vectorization, support for OpenMP\*
  - Data prefetching
  - Processor dispatch on IA-32 processors
- Intel Premier Support: Secure internet connection directly into Intel
  - Support
  - Updates
  - Information



\*Other names and brands may be claimed as the property of others.







## Intel® Compilers 7.1 Features

Supported Linux\* Platforms: 2.4 kernels

- Pentium processor support: glibc 2.2.5, 2.2.93 (includes Red Hat\* 8.0, SuSE 8.0)
- Itanium processor support: glibc 2.2.4, 2.2.5 (includes Red Hat\* Advanced Server 2.1, United\* Linux\* 1.0 / SuSE\* Linux\* Enterprise Server 8.0)
- Supported Windows\* Platforms
  - Pentium processor support: Win2K-32, Win98/SE, WinNT 4.0, Windows\* ME, Windows\* XP, Windows.Net\*Server
  - Itanium® processor support
    - Cross compilers: Win2K-32, Win98/SE, WinNT 4.0, Windows\* ME, Windows\* XP, Windows.Net\*Server, Platform SDK
    - Native compilers: Win2K-64, Windows.Net Server








Copyright © 2003 Intel Corporation. All rights reserved.






## VTune<sup>™</sup> Performance Analyzer 7.0

- Allows you to save time in the development cycle by quickly identifying "hot spots" for review
- Identifies performance bottlenecks in Source Code using three modes
  - 1.) Sampling events and time based
  - 2.) Call Graph presents program flow
  - 3.) Counter Monitor monitors process against the CPU
- Supports latest Intel® processors incl. Itanium® 2, Pentium® 4 and Centrino<sup>™</sup> mobile technology
- New Features:
  - Visual Studio\* integration
  - Linux\* remote call graph data collector (32-bit only)
  - Windows\* command line interface for sampling
  - VTune Analyzer Driver Kit for unsupported Linux distributions & kernels
  - Intel® XScale<sup>™</sup> technology support (PXA250 processor using Win CE\*)
  - HT enhancements with comparison view









44

\* Other brands and names may be claimed as the property of others.

Copyright © 2003 Intel Corporation. All rights reserved.

VTune<sup>™</sup> Performance Analyzer Process • Step 1) Binary placement/access Accessibility from both Windows\* and Linux\* Step 2) - Start VTServer • Step 3) - Launch Windows\* GUI • Step 4) Instruct GUI to start sampling application



\* Other brands and names may be claimed as the property of others

Copyright © 2003 Intel Corporation. All rights reserved

45

# VTune<sup>™</sup> Performance Analyzer Sampling Wizard Step 1

**Remote Host Name** 




### /Path/Binary

Sampling Configuration Wizard (Step 1 of 3)				
Remote name / IP Address: PTOLAB-L64 Remote OS type:				
Linux       Application       Application to launch:       Mo application to launch       /home/ewmoore/linpack/linpack_pc       Working directory:				
/home/ewmoore/linpack/linpack pc     Command line arguments:     Modify default configuration when done with wizard     Bun activity when done with wizard				
Hint: Specify the executable that launches the module: you wish to analyze. For Java applications, specify the CLASS or HTML file to be launched. To collect call graph data, you need to specify an application to launch.				
< <u>B</u> ack <u>N</u> ext > Finish Cancel Help				





## VTune<sup>™</sup> Performance Analyzer **Analyze the Results**



\* Other brands and names may be claimed as the property of others.


Copyright © 2003 Intel Corporation. All rights reserved

Intel, VTune, and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

Intel<sup>®</sup>

colleae

# VTune™ Performance Analyzer Source Level View



48

\* Other brands and names may be claimed as the property of others.

Intel, VTune, and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

Intel<sup>®</sup>

## VTune<sup>™</sup> Performance Analyzer Advanced Sampling

Advanced Activity Configuration	<u>? ×</u>			
General				
Data Collectors:     Application/Module Profiles:       ☑ Sampling     New       ☑ Configure     Configure Sampling	New	Rec Rat	commended ios	
Set Master     General     Events       Event Groups:     All ev       Copy     Remove     Advanced Load Chec				
Activity1       Duration:       20         Hint       Add "New" data collectors to customize the data that is c add "New" application/module profiles to define the applin       All Branch Predictions All Branch Predictions All Branch Predictions	ALAT Entries Replaced by any Instruction ALAT Entries Replaced by FP Instruction ALAT Entries Replaced by Integer Instruction All Branch Predictions All Branch Predictions made in the first pipeline stage All Branch Predictions made in the second pipeline stage All Branch Predictions made in the third pipeline stage		Event Ratios	
OK Selected Events:		Bus HITM Ratic L1 Cache Metrics Bus Memory Ra L2 Cache Metrics Bus Read for In L3 Cache Metrics Bus Read Ratic Recommended Met Bus With Ratio Bus With Ratio	trics	
Retired Itanium(TM) In Clockticks	800000	Add Selected Ratios: CPI excluding NOPs	<u>R</u> emove	
Calibration?	tter value Calibration runs: 1 Sampling runs: 1 Groups or Ratios. Depending on the process d per run. If Calibrate Sample After Value is se	Cycles per Retired Instruction - CPI Unhalted Cycles per Bundle		
	OK Cancel App	Features Supported Supports: Sampling, Counter Monit	or	
		OK	Cancel	
	49			

\* Other brands and names may be claimed as the property of others.

ir

Copyright © 2003 Intel Corporation. All rights reserved

Intel, VTune, and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

Intel<sup>®</sup>

college

#### Compilers

# **High-Level Optimizer**

- Overview
  - Loop level optimizations
  - Converts source code algorithm to use more optimal memory access pattern
- How
  - Linux\*: -O3
- Loops must meet certain criteria...
  - Iteration independence
  - Memory disambiguation
  - High loop count





\* Other brands and names may be claimed as the property of others

50

Compilers **High Level Optimizer** for (j=1; j<1000; j++) { y(j) = y(j) + a\*x(j)} turns into: for (j=1; j<1000; j+=2) { y(j) = y(j) + a\*x(j)y(j+1) = y(j+1) + a\*x(j+1)} Now it can use ldfp instead of ldf

 Unroll again based on number of memory ports

\* Other brands and names may be claimed as the property of others

Copyright © 2003 Intel Corporation. All rights reserved

### Compilers

# Inter-Procedural Optimizations (IPO)

- -ip: Enables interprocedural optimizations for single file compilation
- -ipo: Enables interprocedural optimizations across files






or its subsidiaries in the United States or other countries

\* Other brands and names may be claimed as the property of others

52

### Compilers IPO Usage: 2 Step Process





\* Other brands and names may be claimed as the property of others.

53

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

Intel

### Compilers

# **Profile-Guided Optimizations** (PGO)

- Use execution-time feedback to guide opt
- Helps I-cache, paging, branch-prediction
- Enabled optimizations:
  - Basic block ordering
  - Better register allocation
  - Better decision of functions to inline
  - Function ordering

Switch-statement optimization






\* Other brands and names may be claimed as the property of others

54

### Compilers PGO Usage: Three Step Process Step 1





\* Other brands and names may be claimed as the property of others

Copyright © 2003 Intel Corporation. All rights reserved

55

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

Intel<sup>®</sup>

### Compilers

## **Creating the Reports**

- Which loops optimized?
- Which criteria did my loop not meet...
- OpenMP\*, SWP and HLO
- How
  - Linux\*: -opt\_report -openmp\_report







# Compilers Software Pipelining Report

Swp report for loop at line 43 in daxpy in file daxpy.c

According to the estimate of the Modulo Scheduler, the acyclic global scheduler can achieve a better schedule than software pipelining. Perhaps this loop has too many IF statements, or it has a loop-carried memory dependence => loop not pipelined

Following are the loop-carried memory dependence edges: Store at line 43 --> Load at line 43



\* Other brands and names may be claimed as the property of others.

## Compilers Pointer Disambiguation

- Pointer disambiguation
- -fno-alias
  - Assume no aliasing on all pointers
- -restrict

 Use the "restrict" keyword on any pointer that is not aliased





\* Other brands and names may be claimed as the property of others

Copyright © 2003 Intel Corporation. All rights reserved

58

# Compilers Auto-Parallelization

- Automatically converts <u>loops</u> to use multiple processors
- Enabled through

   Linux\*: -parallel
- Loops must meet certain criteria...
  - Iteration independence
  - Memory disambiguation
  - High loop count





\* Other brands and names may be claimed as the property of others

59

#### Compilers

## dgefa with OpenMP\* Directives

```
#pragma omp parallel omp for private(t)
for (j = kp1; j < n; j++) {</pre>
  t = a[lda*j+1];
  if (l != k) {
     a[lda*j+l] = a[lda*j+k];
     a[lda*j+k] = t;
  }
  daxpy(n-(k+1), t, &a[lda*k+k+1], 1,
     &a[lda*j+k+1],1);
}
```






60

### Intel Integrated Performance Primitives (Intel IPP)

- A library of signal, image, graphic, multimedia and numeric processing functions
- One API across Intel architectures
- Highly-optimized, processor-specific code



Intel<sup>®</sup>

Optimized for application performance on Intel Pentium® 4, Intel® Pentium M processor component of Intel® Centrino<sup>™</sup> mobile technology, Xeon<sup>™</sup> and Intel® Itanium <sup>™</sup> 2 processors, plus Intel® Personal Internet Client Architecture (Intel PCA) applications processors based on Intel® XScale<sup>™</sup> technology.

#### **Benefits**

- Pre-built library functions enable developers to focus on building value-add functionality, speeding application time to market, saves development costs
- Apps use single API no hand-coding for processor functions
- Provides optimized performance across Intel® processors


#### **Intel Performance Libraries:**

Write once, realize the performance of your SW over many processor generations



### Intel® Math Kernel Library Version 6.0

 A library of numerical processing functions highly optimized for math, scientific, engineering and financial applications



- Pre-built library functions enable developers to focus on building value-add functionality, speeding application time to market, saves development costs
  - Linear Algebra: LAPACK plus BLAS (Levels 1, 2, 3)
  - Discrete Fourier Transforms (DFT)
  - Vector Statistical Library functions (VSL)
  - Vector transcendental math functions (VML)

#### New Functionality:

- New Discrete Fourier Transforms (DFTs) commonly used in digital signal processing and image processing simulation and modeling
  - Extended multidimensional transforms beyond 1D & 2D  $\rightarrow$  up to 7D
  - Mixed radix support (not just radix-2)
  - Multiple 1D FFTs on single call
- New Vector Statistical Library (VSL), random number generators for accelerating Monte Carlo simulations such as used in physics, chemistry, medical simulations as well as financial analysis software



### Intel® Math Kernel Library Version 6.0 (Continued)

- Provides optimized performance across Intel® processors
  - Intel® Pentium® 4, Intel® Pentium M processor component of Intel® Centrino<sup>™</sup> mobile technology, Intel® Xeon<sup>™</sup> and Itanium®2 processors
  - Version 6.0 improvement cases include:
    - BLAS dgemm small matrix 10X improvement
    - BLAS dgemm large matrix ~15% improvement
  - New dispatching static libraries offer run-time selection of processor for best performance
  - Multi-threading support using OpenMP\*, Thread safe library
- Available for Microsoft\* Windows & Linux operating systems

#### **Intel Performance Libraries:**

Write once, realize the performance of your SW over many processor generations

software



\* Other brands and names may be claimed as the property of others.

Compilers

## InterProcedural Optimizer

One example of optimization!!!!

 254.gap, integer.c, (from SPEC CPU2000)

for((k=SIZE(hdR)/4\*sizeof(TypDigit));
 k != 0; --k) {

c = L \* \*r++ + (c>>16); \*p++ = c; c = L \* \*r++ + (c>>16); \*p++ = c; c = L \* \*r++ + (c>>16); \*p++ = c;

c = L \* \*r++ + (c>>16); \*p++ = c;

• **r** passed in as formal parameter

• p is dynamically allocated

Are \*r and \*p independent? Should we disambiguate?



\* Other brands and names may be claimed as the property of others.

intal

}

64

Memory disambig • r and p are	edural Opti uation / data specul probably indep	ation
ld r1 = *r $mul r3 = L * r1$	Advanced load 1d.a $r21 = *r$	Loads/checks have cost.
<pre>shift r4 = (c &gt;&gt;16) add c = r3 + r4 st *p = c</pre>	mul r23 = L * r21 Check for earlier writes to same location.	ld.a r31 = *r mul r33 = L * r31
	<pre>shift r24 = (c&gt;&gt;16) chk.a r21,L3 add c = r23 + r24</pre>	shift r34 = (c>>16)
	st *p = c	$\frac{chk.a r31, L4}{add c = r33 + r34}$ st *p = c  ntel*
IIIÊ	65	btbl and the latel loss are trademarks or resistered trademarks of latel Comparison

\* Other brands and names may be claimed as the property of others.

Copyright © 2003 Intel Corporation. All rights reserved.

Compilers **Profile Guided Optimizer** Affects many compiler optimizations – Predication

- Speculation
- Cache utilization
- Loop (pipeline versus unroll versus none)
- Classical (block order, inline, reg alloc)
- Function splitting






or its subsidiaries in the United States or other countries

\* Other brands and names may be claimed as the property of others.

66

# Compilers Predication



### Do we predicate?





\* Other brands and names may be claimed as the property of others.

Copyright © 2003 Intel Corporation. All rights reserved


67

Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries

Intel<sup>®</sup>

software

college




### Do we predicate?

Bad Move! Main path length increases from 2 to 10.



\* Other brands and names may be claimed as the property of others.

Copyright © 2003 Intel Corporation. All rights reserved




### Do we predicate?

Not as clear. Main path length increased but mispredicts reduced.



\* Other brands and names may be claimed as the property of others.

Copyright © 2003 Intel Corporation. All rights reserved



### **Do we predicate?**


Good move. Left side will slide in for free.



\* Other brands and names may be claimed as the property of others.

Copyright © 2003 Intel Corporation. All rights reserved

# Compilers Predication



WithRuteprofile WewRiteproticate.

Not any worse than traditional architectures.

Forfeit chance to improve performance.



\* Other brands and names may be claimed as the property of others.

int\_\_\_

Copyright © 2003 Intel Corporation. All rights reserved

71

### Intel<sup>®</sup> Threading Tools dgefa with OpenMP\* Directives #pragma omp parallel for private(t) for (j = kp1; j < n; j++) {</pre> t = a[lda\*j+1]; if (l != k) { a[lda\*j+1] = a[lda\*j+k];a[lda\*j+k] = t;} daxpy(n-(k+1), t, &a[lda\*k+k+1], 1,&a[lda\*j+k+1],1); }



\* Other brands and names may be claimed as the property of others

72

### Intel<sup>®</sup> Threading Tools **Optimizing Parallel Loop** #pragma omp parallel for private(t) if (n-kp1 > 40) for (j = kp1; j < n; j++) { t = a[lda\*j+1];if (l != k) { a[lda\*j+l] = a[lda\*j+k];a[lda\*j+k] = t;} daxpy(n-(k+1),t,&a[lda\*k+k+1],1,&a[lda\*j+k+1],1); }



73