Architecting the Future – IA-64 Technobgy Overview



Eric C bw

Technobgy Marketing Manager Enterprise Computing Solutions Organization

Levels of Parallelism

- Clusters:MultiComputerSystems
 - Client-Server, Distributed Apps
 - VirtualShared M em ory Apps



SMP:SymmetricMultiProcessing

- RealShared Memory
- Multi-Threaded Apps
- _ ccNum a straddles SMP,

C lusters

- LP: Instruction-LevelParallelism
 - Pipelining,Superscalar
 - VLW and beyond...







M irroprocessor Perform ance G row th





ProcessorEvolution



invent

RISC Paralelism

- Pipelined ScalarR ISC
 - Job broken into regular pieces
 - Pipeline stages run in parallel
- SuperscalarR ISC
 - Multiple parallelpipelines
 - Hardware schedules instructions and evaluates potential conflicts every cycle



- Functionalunitarea grows linearly with num berofunits
- Schedulerarea grows as the square of the num berofunits
- Cost-perform ance reaches a point of diminishing returns





EPIC Paralelism

- Pipelined ScalarR ISC
 - Job broken into regularpieces
 - Pipeline stages run in parallel
- SuperscalarR ISC
 - Multiple parallelpipelines
 - Hardware schedules instructions and evaluates potential conflicts every cycle
- EPIC (Itanium & beyond)
 - Large num berof functional units
 - C om piler schedules instructions and guarantees independence









Industry Momentum Behind IA-64

Every major platform has made a commitment to IA-64





Top M icroprocessorAnalyston IA-64:

IA-64 to Dom inate High End



• R ISCsmay lingerinmarketforyears

- SPARC and PowerPC m ay have enough volume to survive
- A pha m ustdem onstrate superiorperform ance for continued funding .ey Gwennap VP,
- -LinleyGwennapVP, MicroDesignResources, November12,1998





Our Partners are Committed to IA-64 The software and Services you need when you need them !



M icroprocessorRoadm ap



invent

PA-RISC will live on through IA-64

IA-64 retains many key PA-R ISC characteristics:

- 1-to-1 m apping of perform ance-sensitive m achine-level instructions
- PA-RISC virtualm em ory architecture
- Identicaldata form ats
- PA-RISC floating point (IA-64 is a superset)
- PA-RISC multin edia (IA-64 is a superset)
- PA-RISC graphics acceleration
- M any other features stillkept confidential

Benefits for PA-RISC custom ers:

- Sm oother transition to IA-64 architecture designed in
- Easier ISV m igration m eans m ore applications available sooner
- Betterperform ance and reliability-functionality outsooner

IA-64

PA-RISC Base

Leadership Processor Performance



World's First IA-64 SMP Chipsetand Bus

IA-64 system bus willbe in HP's 1999 PA-RISC and IA-32 Systems and in board upgrades with IA-64 processors

- Sustained industry-leading perform ance
- Excelentmultibus support and scalability
- Supports 'Five 9's" High-Availability initiative
- HP-UX,MPE,NT-32&NT-64
- PA-RISC, IA-32, IA-64
- Longevity: Investment
 Protection

This first IA-64 Hardware dem o underscores HP 's continuing commitment to IA-64 leadership



FullBinaryCompatibilityforPA-RISC

- Transparency:
 - Dynamic object code translator in HP-UX automatically converts PA-RISC code to native IA-64 code
 - Transhted code is preserved for hter reuse
- Correctness:
 - Has passed the sam e tests as the PA-8500
- Performance:
 - Cbse PA-RISC to IA-64 instruction mapping
 - Translation on average takes 1-2% of the time Native instruction execution takes 98-99%
 - Optimization done forwide instructions, predication, speculation, large register sets, etc.
 - PA-RISC optinizations carry over to IA-64





Architecting a Sm ooth Transition to IA-64

Hardware

• Parallelpath of PA-RISC and IA-64

• IA-64-ready board upgradable system s

O perating system
HP-UX is IA-64 ready (m inorupdate)
No adm inistrator/operator interface changes
Collaboration with M icrosoft on NT transition

Applications
No forced application rewrites
No data m igration
No forced applications recompiles





A-64 Transition Plans Compared:



invent

TA-64:HP's Roadm ap to the Future



